

**APPLICATION  
FOR  
UNITED STATES LETTERS PATENT**

**Applicant:**

**Mark J. Kuzawinski, et al.**



**For:**

**“Integrated Circuit Package With Overlapping  
Bond Fingers”**

**Docket: END920020102US1**

**INTERNATIONAL BUSINESS  
MACHINES CORPORATION  
ARMONK, NEW YORK 10504**

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING DEPOSITED WITH THE  
UNITED STATES POSTAL SERVICE AS EXPRESS MAIL IN AN ENVELOPE ADDRESSED  
TO: U.S. PATENT AND TRADEMARK OFFICE, P.O. Box 1450, Alexandria, VA 22313-1450  
THE APPLICANT AND/OR ATTORNEY REQUESTS THE DATE OF DEPOSIT AS THE  
FILING DATE.

Express Mail No: EU676766796US

Date of Deposit: 8/05/03

Name of Person Making Deposit: Bethany J. Fitzpatrick

Signature: *Bethany J. Fitzpatrick*

2 TECHNICAL FIELD

3 The field of the invention is that of packaging integrated circuits.

4 BACKGROUND OF THE INVENTION

5 In the field of packaging integrated circuits, a recurring problem has been  
6 that of increasing the density of connections to keep up with the constant  
7 shrinkage of dimensions on the integrated circuit chips.

8 Packaging technology has not been able to adopt the technology of ICs  
9 wholesale for a number of reasons, including cost and the difficulty of  
10 adapting the sub-microscopic dimensions of integrated circuit technology to  
11 the macroscopic environment in which packages operate.

12 In the particular case of wire-bond technology, the mechanical requirements  
13 of the wire-bond machines set requirements of strength and thus of  
14 dimension on the wires. The dimensional requirements on the wires impose  
15 corresponding requirements on the bond pads to which the wires are bonded.

16 On solution that has been used in the art is to place one or more continuous  
17 rings close in to the circuit to carry the DC power (ground, Vdd, etc.) all

1 around the circuit so that it can be tapped into at any location. Since the  
2 rings are continuous, placement accuracy for a bond is not a concern. These  
3 rings are connected by one or more vias to wide (and therefore low-  
4 inductance) conductors positioned at lower levels in a multi-level package.

5 Signal connections are made further out from the chip along a set of  
6 transverse axes extending perpendicular to the chip edges. Commonly, the  
7 pitch of contacts is increased as the distance out from the chip increases, so  
8 that more space is available to provide for greater tolerance in making wire-  
9 bond connections and to route signal lines between the bond pads.

10 Those skilled in the art understand that, other things being equal, it is  
11 preferable if the pitch of the package bond pads matches the pitch on the  
12 chip bond pads. Since the package bond pads need to be wider, that means  
13 various schemes to pack more than one package bond pad in the space taken  
14 by a chip bond pad.

15 U. S. Patent 6,214,638 shows a multi-tier package in which the die is located  
16 at the bottom of a set of tiers of package bond pads. The bond pads are  
17 arranged so that the pads in the outermost row overlap the die pads in an  
18 adjacent group. This arrangement inherently causes the bond wires to be  
19 non-perpendicular to the chip. It also suffers from increased inductance due  
20 to relatively long bond wires.

1 U. S. Patent 5,723,906 also shows a multi-tier package in which the die is  
2 located at the bottom of a set of tiers of package bond pads. In this case, the  
3 bottom level contains several integrated circuits that are connected to one  
4 another by wire bonds. This arrangement inherently causes the bond wires  
5 to be non-perpendicular to the chip. It also suffers from increased  
6 inductance due to relatively long bond wires.

7 U. S. Patent 6,137,168 shows an arrangement in which the wires have large  
8 angles from the perpendicular. as well as routing signal lines underneath the  
9 die.

#### 10 SUMMARY OF THE INVENTION

11 The invention relates to a package for integrated circuits that has a set of  
12 bond pads that track the pitch of the pads on the chip.

13 One aspect of the invention is the arrangement of the package bond pads in  
14 bond pad modules, each of which contains a pair of bond pads that overlap  
15 along a transverse axis extending perpendicular to a side of the chip, one of  
16 the pads being connected to a via that is located inward of the overlap area  
17 and the other one being connected to a via that is located outward of the  
18 overlap area, so that a pair of wire bonds attached in the overlap area will  
19 both have the same length and therefore the same inductance.

1 Another aspect of the invention is that the overlap areas permit a set of bond  
2 pads to take up less distance along the transverse axis, so that more pads can  
3 be placed within a bond pad module.

4 Another aspect of the invention is that the bond pad modules can contain as  
5 many package bond pads in a given length parallel to a side of the chip as  
6 there are on the chip, so that the wires for wire bonds extend perpendicular  
7 to the chip.

#### 8 BRIEF DESCRIPTION OF THE DRAWINGS

9 Figure 1A shows a cross section of a first embodiment of the invention.

10 Figure 1B shows a top view of a portion of the cross section of Figure 1A.

11 Figure 2 shows a perspective view of the embodiment of Figure 1.

12 Figure 3A shows a cross section of a second embodiment of the invention.

13 Figure 3B shows a top view of a portion of the cross section of Figure 3A.

14 Figure 4 shows a perspective view of the embodiment of Figure 3.

15 Figure 5 shows a plan view of a set of several bond pad modules.

1 Figure 6 shows plan view of an alternative embodiment of the invention.

2 Figure 7 shows a detail of an embodiment of the invention with non-parallel  
3 modules.

#### 4 DETAILED DESCRIPTION

5 Figure 1A shows a cross section of an embodiment of the invention, in  
6 which substrate 10 is the base layer of a package. Substrate 10 contains  
7 power planes 14, 16 and 18 embedded in it or on the bottom surface to carry  
8 ground, Vdd and another voltage level around to various places where the  
9 power can be tapped into die 20. Three power rings, 124, 126 and 128 are  
10 connected by vias 24, 26 and 28 respectively, to the power planes 14, 16 and  
11 18, respectively. The rings are connected by bond wires 224', 226' and 228'  
12 to connections on die 20.

13 On the same level, vias 142 and 146 carry signals passing to and from the  
14 die and signal bond pads 144 and 148 (also referred to as bond fingers) on  
15 wire 244 and a corresponding wire behind wire 244. The vias are connected  
16 to a network of signal connectors represented schematically by heavy line 32  
17 on the bottom of substrate 10. Signal lines could also be formed on the top  
18 surface or at an intermediate height location if space allows.

1 According to the invention, as shown in the top view, Figure 1B, of vias 142  
2 and 146 and the space between; two bond fingers 144 and 148 are attached  
3 to respective vias 142 and 146 and extend toward each other, overlapping  
4 along a transverse axis perpendicular to the side 22 of die 20 that is shown in  
5 this Figure. The extent of the package bond overlap is denoted with bracket  
6 143 in Figure 5, which shows various details of the package bond module.  
7 Bracket 140 in Figure 1B denotes the extent of the via-submodule that  
8 comprises two vias positioned at substantially the same longitudinal position  
9 along the die edge, each via having one of a pair of overlapping fingers  
10 connected to it that overlap along the transverse axis. The extent of fingers  
11 144 and 148 is shown by brackets with those numbers in Figure 1A. With  
12 this arrangement, the pitch of a module along a longitudinal direction  
13 perpendicular to the transverse axis (and parallel to the side of die 20)  
14 denoted by bracket 141 in Figure 1B is reduced to the amount required to  
15 hold a single via (plus the required spacing to separate vias), in contrast to  
16 the prior art. The ability to place more bond pads along the transverse axis  
17 permits the disposition of a greater number of bond pads within a given  
18 module pitch. The bond pad fingers are positioned so that they do not  
19 extend past the via in the direction parallel to the die edge, in order to keep  
20 the pitch to a minimum.

21 The extent of pitch 141 is set by the greater of: a) the diameter of the vias  
22 plus the required spacing between vias; or b) by the width of bond fingers  
23 144 and 148 plus the required spacing between them and between the

1 adjacent bond finger in the next package bond pad module, using the  
2 foregoing term to refer to a set of contacts, bond pads, etc. that is repeated as  
3 a block along the length of the die. The bond pad modules contain at least  
4 one via submodule as described above.

5 In current packaging technology, the vias 142, 146 are the limiting factor, as  
6 they have to be wider than the bond pads 144, 148.

7 Further out from the overlapping bond pad fingers, a pad 154, contacted by  
8 bond wire line 254, is shown as attached to line 152, representing  
9 schematically a set of interconnects formed on the top surface of substrate  
10 10. It is not necessary for the practice of the invention that the bond pads be  
11 connected immediately to vias and some interconnection on the surface may  
12 also be used as well as optional interconnects on lines embedded in substrate  
13 10.

14 Figure 2 shows a simplified version of the arrangement of the preceding  
15 figures in perspective, with die 20 having connections to three power rings  
16 126, 124 and 128 close in to the die. A second connection of wire bonds to  
17 pads 144 and 148 that are connected to vias 142 and 146 is located further  
18 out from the power rings. A third connection to bond fingers 150, as many  
19 as will fit in the pitch determined by the central via-bond finger overlapping  
20 structure, is shown to permit further connections.



1 Preferably, as can be seen in Figure 2, the wires from the die pads to the  
2 package pads are substantially at a right angle to the edge of the die.  
3 Placement at an exact right angle is not required, since the individual bond  
4 pads will not line up exactly with the corresponding pads on the die. Also  
5 preferably, the package bond pads are all on the same level, which reduces  
6 inductance in the leads.

7 Figure 3A shows a similar cross section, in which the power rings have been  
8 replaced by a set of vias 162 and 166 with bond finger 164 being contacted  
9 by wire 266. It should be noted that, in this cross section, only one wire is  
10 shown contacting bond finger 166 - other wires are behind or before the  
11 plane of the paper and make contact to the bond finger connected to via 166  
12 and to corresponding fingers in other modules. Figure 3B shows a top view  
13 of vias 162 and 166 with corresponding bond fingers 164 and 168. Another  
14 advantageous feature of the invention is that the leads to the fingers are now  
15 approximately the same length, since the bond location can now be the same  
16 length from the die for two values of the DC power distribution. It is  
17 customary, but not required, that the bond pads for DC power be located  
18 closest to the die.

19 Yet another aspect of the invention is that a particular transverse location is  
20 not reserved for a single DC power level or even for two. If desired, the  
21 system designer could interleave three or more power levels on bond fingers  
22 located at the same distance from die 20 by appropriately connecting the

1     vias. In this case, no connection for DC power passes through substantially  
2     all of the modules on an edge of the die, but each DC connection passes  
3     through a smaller number of modules. As an alternative, two levels of DC  
4     power could pass into the same package bond module, or into adjacent  
5     modules. Thus, if desired, all power levels could be set to have the same  
6     inductance by connecting them with wires having the same length.

7     In the remainder of Figure 3A, a second set of via- submodules with vias 142  
8     and 146 and fingers 144 and 148, respectively are the same as in Figure 1A.  
9     Similarly, bond finger 154 and interconnect 152 are the same as in the prior  
10    Figure. Figure 3B also shows the top view of the two via-submodules with  
11    vias 162 - 166 connected to fingers 164 and 168, respectively, and vias 142 -  
12    146 connected to fingers 144 and 148, respectively.

13    Figure 4 shows the arrangement of Figure 3 in perspective, with two sets of  
14    vias 162 - 166 and their associated fingers and 142 - 146 and their associated  
15    fingers. Two sets of surface fingers 154-1 and 154-2 are shown as fitting  
16    within pitch 141 in this case.

17    Figure 5 shows a top view of an arrangement similar to Figure 4, with some  
18    variations illustrated. In the bottom row, row A, two vias 162, 166 and  
19    associated fingers 164 and 168 and a second set of two vias 142, 146 and  
20    fingers 144 and 148 are shown, with a variation in the placement of the  
21    fingers. In this Figure, the first pair of fingers are shifted to the lower edge

1 of the vias and the second set are shifted to the upper side of the vias. This  
2 permits better alignment with the die bond pads, which are shifting along the  
3 length of the die. The surface fingers have an "arrowhead" arrangement with  
4 the first pair, 154-1 being on the outside and the second pair 154-2 being on  
5 the inside. The second row, Row B, shows the same via- finger arrangement  
6 with the surface fingers now arranged in the same pattern - the lower two  
7 alternating in distance from the die and the upper two doing the same. The  
8 top row, Row C, shows the surface fingers all having the same distance from  
9 the die, so that the inductance for each lead will be the same. Brackets 143  
10 indicate the package bond module overlap region of the bond fingers.

11 Figure 6 shows another modification, this time with four sets of vias and  
12 bond fingers (126-1 and 124-1 to 126-4 and 124-4) and a single set of  
13 surface bond fingers (154-1 and -2 and 152-1 and -2).

14 Figure 7 shows an arrangement in which the modules are rotated with  
15 respect one another. This is less compact than the preferred perpendicular  
16 arrangement, in which the modules are perpendicular to the edge of the die,  
17 but it may be required if a manufacturer does not have packaging technology  
18 that is sufficiently dense. This arrangement also makes use of the finger  
19 overlap feature of the present invention in which two bond fingers overlap  
20 along a transverse axis perpendicular to the die edge, one extending inward  
21 from a first via and the other extending outward from a second via.

Table I shows a comparison between a conventional package layout having a pitch of 130 microns for signals and one according to the invention having a module pitch of 600 microns. Assumptions are: 80 micron bondfinger design width; 40 micron line width; 50 micron space; 350 micron land diameter; 500 micron min. via pitch; two signal layers.

Table I

	Conventional Design	Present Invention
Signal:Pwr Ratio	3:1	6:2
Signal Pitch	3 @ 130 microns 420 microns	
Via + Wiring Pitch		600 microns
Resultant Substrate Pitch	105 microns	75 microns

Looking ahead at improved ground rules, the data in Table II compare the same two arrangements with the following assumptions.

Table II

	Conventional Design	Present Invention
Signal:Pwr Ratio	3:1	6:2
Signal Pitch	3 @ 105 microns 315 microns	
Via + Wiring Pitch		350 microns
Resultant Substrate Pitch	78.7 microns	43.7 microns

2

3 While the invention has been described in terms of a single preferred  
4 embodiment, those skilled in the art will recognize that the invention can be  
5 practiced in various versions within the spirit and scope of the following  
6 claims.